

# FLEXlogic™ iFX780 Third Party Tool Support

Company & Product	Product Description	Company Address & Phone	PLD Version & FPGA Support Target Dates
<b>Acugen</b>  ATGEN™ Test Generation Software	Automatically generates high coverage functional test vectors for all types of programmable logical devices. These test vectors can be applied after programming either on the programmer, a device tester, or during circuit testing. <ul style="list-style-type: none"> <li>• Event driven time-based simulator, concurrent fault simulation.</li> <li>• Devices supported: PAL, PLDs, and FPGAs.</li> <li>• Testers supported: Sentry, GenRad, Teradyne, HP, &amp; others.</li> <li>• MS-DOS, DEC VAX/VMS, Sun-3, &amp; Sun-4.</li> </ul>	427-3 Amherst St., Suite 391 Nashua, NH 03063  (603) 891-1995	PLD SUPPORT: v2.51  FPGA: 1H, 1993
<b>Cadence</b>  Composer™  Verilog-XL™ & VHDL-XL™	A comprehensive suite of design entry, debug, and documentation capabilities. <ul style="list-style-type: none"> <li>• Top-down, mixed-level design allows creation of hierarchial schematics mixed with textual design descriptions.</li> <li>• Advanced editing capabilities minimize tedious entry tasks, freeig time for design analysis.</li> <li>• Sophisticated, on-line rule checks for detecting design errors.</li> <li>• Integration provides a thigly-coupled solution, binding together leading applications for analysis, synthesis, layout, and documentation.</li> </ul> PLD support is also available through integration of Data I/O and Minc PLD tools. Digital logic simulators provide advanced simulation capabilities to handle complex electronic designs. <ul style="list-style-type: none"> <li>• High-performance simulation meets difficult deisgn challenges.</li> <li>• Mixed-level simulation.</li> <li>• Complete interactive debug environment.</li> <li>• Accurate modeling and extensive library support.</li> <li>• Open design environment.</li> </ul>	555 River Oaks Parkway, Bldg. 1 San Jose, CA 95134  (408) 943-1234	FPGA: April, 1993  FPGA: April, 1993
<b>Data I/O</b>  ABEL™ -4  PLDtest® Plus	Design software lets you describe and implement logic designs using behavioral language and can be simulated and converted into JEDEC Standard format. <ul style="list-style-type: none"> <li>• Devices supported: PLD, FPGA, &amp; PROM.</li> <li>• Entry methods: ABEL, Truth Table, State Machine, and Boolean Equation.</li> <li>• MS-DOS, Sun-3, SunSPARC, DEC VAX/VMS, Apollo(TM)</li> </ul> An integrated software package that combines a testability analysis of the device under design or test with fault grading and automatic test vector generation (ATVG). <ul style="list-style-type: none"> <li>• MS-DOS, DEC VAX/VMS v5.0, Sun-3, and SunSPARC stations.</li> </ul>	10525 Willows Road, N.E. P.O. Box 97046 Redmond, WA 98073-9746  (800) 247-5700 or (206) 881-6444	PLD SUPPORT: DOS/Sun v4.2 Apollo v4.1 VMS v4.0  FPGA: March, 1993 PLD SUPPORT: v2.1  FPGA: April, 1993

<b>Data I/O</b>  2900  Unisite™	Device Programmer <ul style="list-style-type: none"> <li>• RS232C port connection to the PC.</li> <li>• Devices supported: DIP, PGA, PLCC, SOIC, &amp; LCC.</li> <li>• Can program almost all PLDs and memory devices.</li> <li>• Testing: Functional, Parallel test vector, and device continuity.</li> </ul>	10525 Willows Road, N.E. P.O. Box 97046 Redmond, WA 98073-9746  (800) 247-5700 or (206) 881-6444	PLD SUPPORT: v1.3  FPGA: Q1, 1993
	Device Programmer <ul style="list-style-type: none"> <li>• RS232C port connection to the PC.</li> <li>• Devices supported: DIP, PGA, PLCC, SOIC, &amp; LCC.</li> <li>• Can program almost all PLDs, memory devices, and microcontrollers.</li> <li>• File types supported: JEDEC, Intel Hex-32, and many others.</li> </ul>		PLD SUPPORT: v1.9  FPGA: Q1, 1993
<b>Logic Modeling</b>  SmartModel Library	Combines the benefits of behavioral models, including fast simulation and minimum storage requirements, with structural level accuracy. <ul style="list-style-type: none"> <li>• Behavioral models for high-performance simulation</li> <li>• Accurate modeling of device functionality and timing</li> <li>• Intelligent handling of unknown conditions</li> </ul> Simulators supported: <ul style="list-style-type: none"> <li>• AT&amp;T, DAZIX/Intergraph, Mentor Graphics, Valid Logic Systems, ViewLogic Systems, Cadence Design Systems, Genrad, Racal-Redac, and Vantage Analysis Systems</li> </ul> Platforms supported: <ul style="list-style-type: none"> <li>• Data General, HP/Apollo, Intergraph, Sun Microsystems, Digital Equipment Corporation, IBM, and Sony</li> </ul>	19500 N.W. Gibbs Drive P.O. Box 310 Beaverton, OR 97075  (503) 690-6900	FPGA: Jan, 1993
<b>Logical Devices</b>  CUPL™  ALLPRO™	A high level, universal design software package for PLDs and FPGAs. It offers a: <ul style="list-style-type: none"> <li>• Variety of design expression formats</li> <li>• True language flexibility</li> <li>• DeMorgan expansion</li> <li>• Simulation</li> <li>• Output: JEDEC Format</li> </ul>	1201 N.W. 65th Place Ft. Lauderdale, FL 33309  (800) 331-7766 or (305) 974-0967	PLD SUPPORT: v4.2A  FPGA: Feb, 1993
	Universal device programmer. <ul style="list-style-type: none"> <li>• Bus card interface for PC. RS232 connection for all other computers.</li> <li>• Devices supported: DIP, PGA, PLCC, SOIC, &amp; LCC device packages.</li> <li>• Testing: functional, diagnostic, internal logic, and others.</li> <li>• File types: JEDEC, Intel hex 80 &amp; 86, and others.</li> </ul>		PLD SUPPORT: v2.1  FPGA: Q1, 1993
<b>Mentor Graphics</b>  Design Architect  Idea Station	An integrated system of schematic, symbol, and text editors for capturing designs. Including <ul style="list-style-type: none"> <li>• Schematic capture</li> <li>• VHDL description</li> <li>• Automatic net routing</li> <li>• Interwindow editing</li> <li>• HP/Apollo-Mentor workstations</li> </ul>	8005 S.W. Boeckman Road Wilsonville, OR 97070-7777  (503) 685-7000	FPGA: Feb, 1993
	Includes the company's Design Architect design creation tools, a System 1076 VHDL editor, and the QuickSim II high-performance logic simulator. An additional option of the Idea Station is the Autologic family of logic synthesis tools, which help put a complete, top-down design methodology into every designer's hands.		FPGA: Feb, 1993

<b>Mentor Graphics</b>  Autologic  Quicksim II & Simview	Autologic family of logic synthesis tools, which help put a complete, top-down design methodology into every designer's hands.	8005 S.W. Boeckman Road Wilsonville, OR 97070-7777  (503) 685-7000	FPGA: 1H, 1993
	High performance logic simulator for function & performance verification of FPGAs, large ASICs and complex circuit boards. QuickSim II supports a complete hierarchy of modeling methods, including gate and table primitives, behavioral, VHDL and hardware based models.		FPGA: 1H, 1993
<b>Minc</b>  PLDesigner PLDesigner-XL	A powerful design tool that can be used for all types of programmable logic including PLDs, CPLDs, and FPGAs. <ul style="list-style-type: none"> <li>• Automatic device selection based on user-specified design criteria.</li> <li>• Automatic partitioning across multiple PLDs.</li> <li>• Quick, easy retargeting between FPGA and PLD.</li> <li>• Functional simulation.</li> <li>• Import from high-level language, waveform editor, or schematic import.</li> </ul>	6755 Earl Drive Colorado Springs, CO 80918  (719) 590-1155	PLD SUPPORT: v4.2  FPGA: 1H, 1993
<b>OrCAD</b>  PLD Tools  Schematic Design Tool  Verification, Simulation Tool	Software tool for programming PLDs. JEDEC Format output. <ul style="list-style-type: none"> <li>• Schematic entry from OrCAD SDT.</li> <li>• Test vector generation.</li> <li>• 7 forms of input include Boolean equations, State Machines, Truth Tables</li> <li>• MS-DOS, Sun</li> </ul>	3175 N.W. Alcock Drive Hillsboro, OR 97124  (503) 690-9881	PLD SUPPORT: v1.0.3  FPGA: Feb, 1993
	Graphical environment for electrical design projects. <ul style="list-style-type: none"> <li>• Import/export to PSpice, OrCAD/PLD, OrCAD/VST</li> <li>• Netlist conversion into 30 different formats including Intel ADF.</li> <li>• MS-DOS, Sun</li> </ul>		FPGA: Feb, 1993
	A series of software tools for performing timing-based simulation of digital designs. <ul style="list-style-type: none"> <li>• Includes component modeling program.</li> <li>• Accepts OrCAD/SDT generated netlists.</li> <li>• MS-DOS, Sun</li> </ul>		FPGA: Feb, 1993
<b>Viewlogic</b>  WorkView & PowerView	Integrated schematic capture and simulation environment <ul style="list-style-type: none"> <li>• Entry methods: VHDL, Schematic, ABEL, JEDEC, State Mach., Truth Table, Logic Equations.</li> <li>• Automatically partitioning and optimization into PLD architecture.</li> <li>• full timing/fault simulation.</li> <li>• IBM PC - WorkView</li> <li>• UNIX - PowerView</li> </ul>	2350 Mission College Blvd., Suite 1000 Santa Clara, CA 95054  (408) 982-3881	PLD SUPPORT: Workview v4.1  FPGA: Feb, 1993